Sub Code: KEC-054



B.TECH (SEM V) THEORY EXAMINATION 2022-23 **ADVANCE DIGITAL DESIGN USING VERILOG**

Roll No.

Time: 3 Hours

3.

4.

5.

6.

7.

Total Marks: 100

 $2 \ge 10 = 20$

Note: Attempt all Sections. If you require any missing data, then choose suitably.

SECTION A

1. Attempt all questions in brief.

- Describe the term mixed logic. (a)
- (b) Explain the Don't care (X) condition in digital design.
- Define the term comparator. (c)
- What is a Boolean Function for any circuit or device? (d)
- (e) What is the term optimization digital design?
- (f) Explain the term algorithms.
- What is defined as a fault? (g)
- (h) Describe the term factoring.
- Define the term sequential circuit. (i)
- (j) Describe the term Programmable logic family.

SECTION B

Attempt any three of the following: 2.

- Explain different techniques used for Multiple output minimization. (a)
- Design a 4:1 Multiplexer using minimum gates. (b)
- Describe the mapping algorithm in detail with respect to digital design. (c)
- Define different path sensitization methods in digital design. (d)
- Explain with a block diagram the architecture of FPGA. (e)

SECTION C

Attempt any one part of the following: Describe the XOR Pattern handling in digital design. (a) (b) Define the logic representation methods in mixed logic design. Attempt any one part of the following: Describe the techniques and methods used in structural specifications logic (a) circuits with Verilog. Design a 3:8 Decoder using minimum gates. (b) Attempt any one part of the following: $10 \ge 1 = 10$ Explain the working and applications of ASM charts in digital design. (a) (b) Define the working and applications of multi-level minimization and optimization in digital design. Attempt any one part of the following: $10 \ge 1 = 10$ Explain the working and applications of BDD in digital design. (a) Describe the techniques used to detect faults in digital circuits. (b) Attempt any one part of the following: $10 \ge 1 = 10$ (a) Explain with a block diagram the architecture of ASIC.

(b) Elaborate with a block diagram the architecture of PLD.

10 x 3 = 30

 $10 \ge 1 = 10$

 $10 \ge 1 = 10$